Blog

CRU: Floods, RISC-V for Linux, Iron-Scopes and More

AB Open has announced a partnership with Flood Network to bring a series of Internet of Things (IoT) river level sensors to the Upper Calder Valley, providing valuable flood warning data for the region. Joining the users of the Things Calderdale LoRaWAN network, the flood sensors are to be built by AB Open and transmit…

Read full story
Segger J-Link

CRU: RISC-V Growth, Job Vacancies, and More

Cambridge-based semiconductor specialist UltraSoC has announced its expansion into Bristol, and it’s giving credit for its recent growth to an explosion of interest in the open-source RISC-V instruction set architecture (ISA). “There’s a perfect storm of factors revolutionising the technology business from top to bottom,” says Rupert Baines, UltraSoC’s chief executive, of the changes he…

Read full story
LoRaWAN Bat Detector

CRU: LoRa Bat Watching, RISC-V Updates, Neural Networks, and More

AB Open’s Andrew Back has written up a project to create a bat detector with LoRaWAN connectivity, transmitting data on bat call measurements via The Things Network using MQTT. “When ODI Leeds recently said that they were interested in LoRaWAN-enabled bat detection, we thought, ‘What a fun idea, let’s have go!’,” writes Andrew of the…

Read full story
Calderdale's LoRaWAN Gateway

CRU: LoRaWAN fun, RISC-V education, FPGAs, and more

AB Open’s Andrew Back has written of our work on a LoRaWAN gateway for the region, installed on an iconic 275-feet tall landmark with intermittent power. Part of AB Open’s participation in the IoTUK Boost programme, the installation is designed to provide connectivity to The Things Network’s long-range radio wide-area network (LoRaWAN) as Things Calderdale….

Read full story
SiFive RISC-V processor

CRU: RISC-V Toolchains, Tiny PCBs, 6502-as-a-Service, and More

Developer Liviu Ionescu has published the results of RISC-V toolchain testing, comparing the GNU MCU Eclipse toolchain to the GCC-based toolchain from SiFive across four configurations. “After releasing GNU MCU Eclipse RISC-V Embedded GCC, I tested if the strategy used while building it is effective,” Liviu explains of his experiments, which saw the SiFive example…

Read full story
Intel Compute Card

Community Round-Up: RISC-V Workshop Proceedings, Open Virtual Platforms, Cortus’ Core, Arduino Cinque, MinnowBoard Turbot, PIC32MZ with GPU, ARM Cortex-A75, Cortex-A55, Intel Compute Cards, Doubling PWM Resolution, and Gordon Williams on Open Source Challenges

The RISC-V Foundation has publicly published the proceedings of the 6th RISC-V Workshop, held early last month in Shanghai, China. Video and, where appropriate, slide decks have been made available from the three public days of the four-day event. Highlights include updates from Rick O’Connor and Yunsup Lee on the RISC-V Foundation and RISC-V Technical…

Read full story
Sysmocom 3.5G Starter Kit

Community Round-Up: Sysmocom 3.5G Kit, Shrinking Linux, MIPS for Sale, Google’s Open Source Site and TPU Cloud, Signal/Power Isolation, Microsoft on IoT Security, and Kickstarter’s Hardware Studio

Open source cellular specialist Sysmocom has announced a limited-edition kit offering an all-in-one 3.5G cellular network with base station, femtocell, and ten pre-provisioned SIM cards. Offering an open platform and designed for everything from Internet of Things (IoT) network deployments to local or extended voice network coverage, the SysmoNITB 3.5G kit is based around the…

Read full story